



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.				
10/566,763	01/31/2006	Godefridus Johannes Gertrudis Maria Geelen	NL 030935	6167				
65913 NXP, B.V. NXP INTELLECTUAL PROPERTY DEPARTMENT M/S41-SJ 1109 MCKAY DRIVE SAN JOSE, CA 95131	7590 09/04/2007		<table border="1"><tr><td colspan="2">EXAMINER</td></tr><tr><td colspan="2">CHENG, DIANA</td></tr></table>		EXAMINER		CHENG, DIANA	
EXAMINER								
CHENG, DIANA								
			<table border="1"><tr><td>ART UNIT</td><td>PAPER NUMBER</td></tr><tr><td>2816</td><td></td></tr></table>	ART UNIT	PAPER NUMBER	2816		
ART UNIT	PAPER NUMBER							
2816								
			<table border="1"><tr><td>NOTIFICATION DATE</td><td>DELIVERY MODE</td></tr><tr><td>09/04/2007</td><td>ELECTRONIC</td></tr></table>	NOTIFICATION DATE	DELIVERY MODE	09/04/2007	ELECTRONIC	
NOTIFICATION DATE	DELIVERY MODE							
09/04/2007	ELECTRONIC							

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

Office Action Summary

Application No.

10/566,763

Applicant(s)

GEELEN, GODEFRIDUS
JOHANNES GERTRUDIS M

Examiner

Diana J. Cheng

Art Unit

2816

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 09 July 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-4 and 6-9 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-4 and 6-9 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 09 July 2007 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Response to Amendment

1. Applicant's amendments and arguments, see claim 1 and page 5, filed 07/09/2007, with respect to claim 1 have been fully considered and are persuasive. The rejection under 35 U.S.C. 112 of claim 1 has been withdrawn.
2. Applicant's arguments, see pages 5-6, filed 07/09/2007, with respect to the rejection(s) of claim(s) 1-4 and 6-9 under 35, U.S.C. 102 have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of 35 U.S.C. 103(a), in view of newly amended claim 1.

Claim Objections

3. Claim 1 is objected to because of the following informalities:
4. Lines 10-11: "a clock signal (clkboot) equal to $V_{in} + V_{dd}$ " should be further clarified to be "a clock signal (clkboot) equal to input signal (V_{in}) added to voltage supply (V_{dd}). Appropriate correction is required.

Claim Rejections - 35 USC § 112

5. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Art Unit: 2816

6. Claim 6 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

7. Claim 6 recites the limitation "according to claim 5" in line 1 of claim. There is insufficient antecedent basis for this limitation in the claim. For the purpose of this examination, it will be read as "according to claim 1."

Claim Rejections - 35 USC § 103

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

9. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

10. Claims 1-4, 8, and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dedic (5,384,570) as stated in the previous office action dated 07/09/2007, and in view of Fig. 2 as depicted in applicant admitted prior art (AAPA).

Re claim 1, Dedic discloses a track-and-hold circuit in Fig. 3 having an input (V_{in}) [V_i] and an output signal (V_s) [V_o], a bootstrap switch (14a) [4] having as its inputs a clock signal [CK] and an input signal (vin) [V_{high}], said input signal (vin) [V_{high}] of said bootstrap switch (14a) being connected to said output signal (V_s) [V_o] of said circuit via level shifting (20) [Fig. 2, 33; Fig. 4, cascoded source follower 31] and buffering means (30) [Fig. 2, 32; Fig. 4, a current source 32], characterized in that said input signal (vin) of said bootstrap switch (14a) [4, 5] comprises said output signal (V_s) [V_o] of said circuit [V_o is connected to 4], but does not teach the details of the rest of the claim.

AAPA does in Fig. 2, and in more detail on page 1 of specification, lines 18-19, where said bootstrap switch (14a) having as an output to said switch (10), a clock signal (clkboot) equal to $V_{in} + V_{dd}$ (" $V_{clkboot_high} = vin + VDD$ ").

Dedic teaches a track-and-hold circuit which contains a bootstrap circuit, but does not teach the details of it. The AAPA The AAPA teaches in detail in Fig. 2 the characteristics of the output of the bootstrap circuit, in particular on page 1, lines 14-20, where it is disclosed that " $V_{clkboot_high} = V_{in} + V_{dd}$ ". Therefore, it would be obvious to one of ordinary skill in the art to use the detailed teachings of the AAPA to further describe the bootstrap circuit disclosed in Dedic for the purpose of providing circuitry details.

Re claim 2, Dedic and AAPA, as a whole, teach a track-and-hold circuit according to the present invention, including two or more bootstrap switches (14a, 14b) [Fig. 11, 4,5 included in VSC1, VSC2], the input signal (vin) of each of which is

Art Unit: 2816

connected to said output signal (V_s) [V_o] of said circuit via said level shifting (20) [Fig. 7, where in 31, L1 and L2 are connected to 4,5] and buffering means (30) [32].

Re claim 3, Dedic and AAPA, as a whole, teach a track-and-hold circuit according to the present invention, wherein said buffering means (30) comprises a MOS transistor [Fig. 2, 33; Fig. 4, 31].

Re claim 4, Dedic and AAPA, as a whole, teach a track-and-hold circuit according to the present invention, wherein said MOS transistor (30) is a PMOS transistor [Fig. 4, 33, 34].

Re claim 8, Dedic and AAPA, as a whole, teach an analog-to-digital converter including a track-and-hold circuit according to the present invention [Col. 1, lines 6-9].

Re claim 9, Dedic and AAPA, as a whole, teach an integrated circuit including an analog-to-digital converter according to the present invention [where it would be inherent for an analog-to-digital converter be used in an integrated circuit].

11. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dedic (5,384,570) and Fig. 2 as depicted in applicant admitted prior art (AAPA), as a whole, as applied to claim 1 above, and further in view of Jensen et al. (US 2002/0084808 A1)

Re claim 6, Dedic and AAPA, as a whole, teach a track-and-hold circuit according to the limitations of the present invention, but does not teach the rest of the claim.

Jensen et al. teaches a track and hold circuit in Fig. 2 further comprising one or more dummy switches (16) [56 and 58] which are clocked in anti-phase [A#] to said switch (10) [52, 54] connecting said input signal (Vin) [INPUT] to said capacitor (12) [46].

Dedic and AAPA, as a whole, and Jenson et al. both teach a track and hold circuit. Jenson further teaches the use of cancellation transistors, which are equivalent to dummy transistors. In [0008], Jenson et al. teaches "one or more 'cancellation' transistors are employed within the switch circuit to dump charge of an opposite polarity (e.g., negative charge rather than positive charge) onto the circuit node at approximately the same time to reduce or eliminate the effects of the charge dumped by the switching transistors." Therefore, it would be obvious to improve the track and hold circuit of Dedic and AAPA, as a whole, to further include the cancellation transistors as taught by Jenson et al, in order to eliminate the effects of the charge dumped by the switching transistors.

12. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dedic (5,384,570) and Fig. 2 as depicted in applicant admitted prior art (AAPA), and

Jensen et al. (US 2002/0084808 A1), as a whole, as applied to claim 6 above, and further in view of Fig. 3 as depicted in applicant admitted prior art (AAPA).

Re claim 7, Dedic, AAPA, and Jenson et al., as a whole, teach a track-and-hold circuit according the limitations of the present invention, but does not teach the rest of the claim.

The AAPA further teaches in Fig. 3 the track and hold circuit wherein said input signal (Vin) is connected to said dummy switches (16) via a bootstrap switch (14b), having as an additional input an anti-phase clock signal.

Dedic, AAPA, and Jenson et al., as a whole, teach A# input into the dummy switches but do not where it is inputted from. Fig. 3 of AAPA does though. As stated on Page 1 of the specification in lines 21-26, "a well known solution to this is to use dummy switches." Therefore, it would be obvious to one of ordinary skill in the art to use a second bootstrap circuit of the AAPA, as shown in Fig. 3 to supply the A# input, in addition to the circuitry as taught in Dedic, Fig. 2 of AAPA, and Jenson et al, as a whole.

Response to Arguments

13. On page 6 of remarks, Applicant respectfully submits that "Claims 1 and 5 are rejected under 35 U.S.C. 102(b) as being anticipated by Dedic (U.S. Pat. No. 5,384,570). Applicant asserts that claim 1, as amended, is not anticipated by Dedic because Dedic does not disclose a track-and-hold circuit that includes a "bootstrap switch (14a) having as an output to said switch (10), a clock signal (clkboot) equal to Vin

+ Vdd" as recited in claim 1. Dedic discloses in Fig. 3. a voltage storage circuit that includes "an electronic switch element 1" and "a bootstrapped switch driving device 4,5." Referring to Fig. 3 of Dedic, the output of element (4) includes "Vhigh" and "Vlow." Either Vhigh or Vlow is provided to the electronic switch element (1). Although Dedic discloses outputs Vhigh and Vlow, Dedic does not disclose a bootstrap switch having as an output "a clock signal (clkboot equal to $V_{in} + V_{dd}$ " as recited in claim 1, Because Dedic does not disclose a "bootstrap switch (14a) having as an output to said switch (10), a clock signal (clkboot) equal to $V_{in} + V_{dd}$ " as recited in claim 1, Applicant asserts that claim 1 is not anticipated by Dedic.

Examiner respectfully agrees that Dedic does not disclose this. However, as stated in the last office action dated 04/13/2007, in Fig. 3 of Dedic, the bootstrap switch is directed to be item 4, but no details of circuitry are disclosed. In the AAPA, the circuitry of a bootstrap is further disclosed by Fig. 2 of AAPA that " $V_{clkboot_high} = V_{in} + V_{dd}$ " on page 1, of lines 14-20. Therefore, claim 1 and all related dependent claims are now rejected under 35 U.S.C. 103(a).

Contact

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Diana J. Cheng whose telephone number is (571) 270-1197. The examiner can normally be reached on Monday-Friday, 7:30am-5:00 pm, alt. Friday off.


Art Unit: 2816

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Drew N. Richards can be reached on (571) 272-1736. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



DJC
08/18/2007



TUAN T. LAM
PRIMARY EXAMINER